diff options
| author | mo khan <mo@mokhan.ca> | 2021-02-08 10:36:34 -0700 |
|---|---|---|
| committer | mo khan <mo@mokhan.ca> | 2021-02-08 10:36:34 -0700 |
| commit | e1baba411809b2776036bb513650de2f7280c8c1 (patch) | |
| tree | 60a3fcc43ab68e8eeee347a0e6461dcf44cbeb46 /doc/assignment1.md | |
| parent | 0e935054adf7b23ce2f62a10735c7dc90e528536 (diff) | |
complete question 2
Diffstat (limited to 'doc/assignment1.md')
| -rw-r--r-- | doc/assignment1.md | 18 |
1 files changed, 18 insertions, 0 deletions
diff --git a/doc/assignment1.md b/doc/assignment1.md index 667dcd7..9b4faf3 100644 --- a/doc/assignment1.md +++ b/doc/assignment1.md @@ -97,6 +97,24 @@ Instructions: Please answer the following questions in complete sentences. Your [source][wiki-von-neumann] 1. What role do device controllers and device drivers play in a computer system? + + Each device controller is in charge of a specific type of device. + The device controller is responsible for moving the data between the peripheral + devices that it controls and its local buffer storage. + Operating systems have a device driver for each device controller. This + device driver understands the device controller and presents a uniform + interface to the device to the rest of the operating system. + + To start an I/O operation, the device driver loads the appropriate registers + within the device controller. The device controller, in turn, examines the + contents of these registers to determine what action to take. The controller + starts the transfer of data from the device to its local buffer. Once + the transfer of data is complete, the device controller informs the device + driver via an interrupt that it has finished its operation. The device + driver then returns control to the operating system, possibly returning + the data or a pointer to the data if the operation was a read. For + other operations, the device driver returns status information. + 1. Why do clustered systems provide what is considered high-availability service? 1. Describe an operating system’s two modes of operation. 1. Define cache, and explain cache coherency. |
